Abstract: This letter presents a mismatch-tolerant read-in integrated circuit (RIIC) with voltage-drop compensation applicable to high-speed and high-temperature infrared scene projectors. A current-programmed unit pixel is designed to compensate for ground-line voltage drops, thus improving the array-wide current uniformity. The proposed mismatch-tolerant design circumvents non-monotonic fluctuations in the output current, irrespective of the matching properties of sampling capacitors and switches. A prototype RIIC with a 32 × 32 unit-pixel array is fabricated in a 0.18-µm CMOS process. The RIIC compensates for voltage drops up to 500 mV with error currents below 1 µA and achieves 10-bit accuracy with output-current non-monotonicity eliminated.
Introduction
Infrared (IR) detectors play a critical role in modern warfare where reconnaissance and precision-strike capabilities are indispensable. In order to facilitate testing of IR detectors in laboratory environments, infrared scene projectors (IRSPs) have been developed to simulate real-time IR scenes. By overcoming the limitations of costly, risky, and time-consuming field tests, IRSPs have accelerated the development of IR detectors [1, 2, 3] . At the same time, these improved detectors have driven the demand for high-temperature and high-speed IRSPs capable of accurate testing and evaluation of the detectors' performance. However, the drive electronics of IR emitter arrays, which are referred to as read-in integrated circuits (RIICs), employ very large amounts of current in order to heat the emitter arrays to high temperatures, causing severe voltage drops along power lines. The resultant array-wide ground-level variations cause RIICs to generate spatially non-uniform driving currents [4] . The variations in the ground voltage are scene-dependent as well; this characteristic poses significant challenges to non-uniformity correction [5] . High-speed IRSPs are typically operated in the snapshot mode, in which all IR emitters in an array emit IR rays synchronously every frame. For operation in the snapshot mode, a conventional RIIC unit pixel adopts a dual sample-and-hold structure with two pairs of capacitors and switches that operate alternately every two frames [6] . However, unless they are very precisely matched, the component pairs induce mismatches in the degree of charge injection and clock feedthrough every two frames, resulting in non-monotonic fluctuations in the emitter current.
Building upon our previous work that introduces an RIIC design with voltage-drop compensation [7] , this letter presents a mismatch-tolerant RIIC that effectively resolves the issues of emitter-current non-uniformity and non-monotonicity. The proposed RIIC employs a current-output D/A converter (DAC) and current sample-and-hold (S/H) circuits in order to program scene-data currents into unit pixels. This current-programming scheme enables the unit pixels to drive IR emitters with ground-level-independent currents. In order to avoid the non-monotonic current fluctuations in the snapshot mode, the unit pixels are designed to be insensitive to mismatches in sampling capacitors and switches. A prototype RIIC with a 32 × 32 unit-pixel array is implemented and fabricated in a 0.18-µm CMOS process to verify the design. This letter is organized as follows. Section 2 provides a review of the conventional RIIC design, identifies its susceptibility to ground-line voltage drops and component mismatching, and then introduces the proposed RIIC design. In Section 3, we demonstrate that the proposed RIIC achieves significant improvements in emitter-current uniformity and monotonicity through comparative experimental results. Finally, Section 4 presents conclusions.
2 Mismatch-tolerant RIIC with voltage-drop compensation 2.1 Conventional snapshot-mode RIIC and its limitations IRSPs have two modes of operation: raster and snapshot modes. When an IRSP is operated in the raster mode, RIIC unit pixels deliver currents to their loads (i.e., IR emitters) such that IR emission from the emitters occurs on a row-by-row basis. This operation mode supports testing IR detectors that also operate in the raster mode, so that scene projection can be better synchronized with the detectors' row integration times [6] . As the frame rate increases in the raster mode, however, the detector-under-test observes unsettled images because only the lower emitter rows display the image for the current frame while the upper rows are transitioning to emit IR rays for the next frame [8] . In order to overcome this image stability issue, a snapshot-mode RIIC in which all unit pixels concurrently output emitter currents every frame was introduced. Fig. 1 depicts a schematic diagram of the conventional snapshot-mode RIIC unit pixel and its timing diagram [6] . The unit pixel employs a dual S/H structure with two pairs of sampling capacitors and switches for the synchronous current output from all pixels. The resistor symbol in the schematic represents a resistive IR emitter (R EMITTER ). When the global synchronization signal Φ SYNC1 is "HIGH" during one frame time, all rows of unit pixels are sequentially selected so that scene-data voltages (V DATA ) can be sampled on the capacitor C 1 in each pixel. The numbers in the brackets in the timing diagram refer to the ordinal numbers of unit-pixel rows in an array. As the phase of Φ SYNC1 and Φ SYNC2 is reversed, a new frame begins and the capacitor C 2 in each pixel samples V DATA . At the same time, the switch S 5 turns on so that the emitter-driving transistor (M 1 ) can output a current (I EMITTER ) that corresponds to the V DATA sampled on C 1 during the previous frame. Since S 5 in every unit pixel is turned on synchronously by Φ SYNC2 , all unit pixels concurrently generate currents and deliver them to the IR emitters. These currents induce Joule heating of the resistive emitters and thus, all the emitters radiate IR rays synchronously as well. As the timing diagram in Fig. 1 shows, the operation described above is repeated as the phases of Φ SYNC1 and Φ SYNC2 alternate, thus facilitating snapshot-mode IR emission.
With the rising demand for simulation of very hot objects (~1500 K), the required maximum emitter current has increased to 800 µA per unit pixel [10] . Because high-resolution IRSPs have up to millions of unit pixels, an RIIC unit-pixel array must process a massive amount of current. This inevitably causes significant voltage drops along power lines across the unit-pixel array and, as a result, each pixel has a unique ground voltage. In the conventional RIIC unit pixel, the gate-to-source voltage of M 1 is set to the difference between V DATA and the ground voltage (V DROP ), which varies from pixel to pixel. Therefore, non-uniform emitter currents are delivered to the emitter array, and the spatial uniformity of IR scenes is exacerbated. Mismatches in sampling capacitors and switches also make the conventional RIIC unsuitable for high-quality IR scene projection. Since the two pairs of capacitors and switches sample V DATA in an alternate manner every two frames, even slight mismatches in the pairs induce different degrees of charge injection and clock feedthrough every two frames. The resultant periodic fluctuations in V DATA appear as the emitter current with degraded monotonicity, as will be demonstrated in Section 3.
Proposed RIIC design and principles of operation
In order to overcome the aforementioned limitations of the conventional RIIC, we propose an RIIC with a current-programming scheme. Fig. 2 presents the block and schematic diagrams of the proposed RIIC with its timing diagram. The 10-bit current-output DAC receives digital scene data and converts them into analog currents (I DAC ). Each unit-pixel column has a current S/H circuit, which consists of a current mirror and a sampling capacitor [9] . Addressed by the column driver, the arrayed current S/H circuits sample I DAC sequentially. The row driver subsequently selects a row of unit pixels by turning on two switches (S 1 , S 2 ) so that the currents sampled in the S/H array can be transferred to the unit pixels in the selected row. By repeating this operation for each row of unit pixels, scene-data currents (I DATA ) are programmed to the unit-pixel array row-by-row. The unit pixel incorporates a diode-connected transistor (M 1 ) in order to convert I DATA into scene-data voltages (V DATA ). When I DATA flows through the diode-connected transistor (M 1 ), the corresponding gate-to-source voltage of M 1 (V GS1 ) is sampled across C 1 . Because the source of M 1 has a potential equal to a unique ground level (V DROP ) at each unit pixel, the potential at the top plate of C 1 is defined by V DATA = V GS1 + V DROP . That is, scene-data currents are converted into voltages that self-adjust to account for V DROP at each unit pixel.
Once all unit pixels in the array have received I DATA and sampled V DATA on C 1 row-by-row, the global synchronization signal Φ SYNC turns on S 3 in every unit pixel synchronously to sample V DATA on C 2 . The unity-gain buffer (A 1 ) is incorporated to separate the two capacitors. Without A 1 , the charges in C 1 would be shared with C 2 in the Φ SYNC phase, causing the loss of V DATA . Although the loss can be reduced by increasing the ratio of C 1 to C 2 , this approach requires small values of C 2 , which can exacerbate the non-uniformity of V DATA across the array because of process variations.
The emitter-driving transistor (M 2 ) conducts current to induce Joule heating of the resistive IR emitter (R EMITTER ). The emitter current (I EMITTER ) generated by M 2 , which is operated in the saturation region, is defined by
Here, β 2 , V GS2 , and V TH2 refer to the transconductance parameter, gate-to-source voltage, and threshold voltage of M 2 , respectively. Note that the V DROP terms cancel out in the equation, and the emitter current becomes independent of variations in the ground level.
For the snapshot-mode operation of the proposed RIIC, Φ SYNC turns on S 3 repeatedly every frame once all unit pixels in the array have sampled V DATA on C 1 row-by-row, as the timing diagram in Fig. 2 depicts. While the emitter array is heated by currents during one frame time, the unit pixels receive new scene-data currents and sample V DATA on C 1 for the next frame. In this manner, all unit pixels concurrently output emitter currents every frame. It should be noted that every circuit component in the proposed unit pixel repeats its operation every frame, whereas the two pairs of sampling capacitors and switches in the conventional design work alternately every two frames. This operation principle makes the proposed RIIC tolerant to component mismatching, and the non-monotonic fluctuations in the emitter current can be readily circumvented.
Experimental results

Chip fabrication and measurement setup
A prototype RIIC with a 32 × 32 unit-pixel array was implemented and fabricated in a 0.18-µm CMOS process. Fig. 3 presents the measurement board and microphotograph of the fabricated RIIC chip. The unit pixels have a 55-µm pitch and generate emitter currents up to 150 µA at a frame rate of 200 Hz. A 10-bit current-output DAC was utilized for scene-data conversion, and 15 kΩ chip resistors substituted for resistive IR emitters for emitter-current measurements. The emitter current was measured at various ground levels in order to observe tolerance to ground-voltage drops. Fig. 4 presents the transfer curves of the measured emitter currents. The conventional RIIC exhibited severe error currents with a maximum of approximately 60 µA, as depicted in Fig. 4(a) . In contrast, the proposed RIIC exhibited a maximum error current below 1 µA for voltage drops up to 500 mV, as shown in Fig. 4(b) . This result clearly verifies the effectiveness of voltage-drop compensation using the current-programming method. Fig. 5(a) illustrates that the emitter current from the conventional RIIC fluctuated non-monotonically every two frames, which arose from mismatches in the pairs of capacitors and switches working alternately. The proposed RIIC effectively eliminated these non-monotonic fluctuations and improved the monotonicity of the emitter current significantly, as shown in Fig. 5(b) . Fig. 6 presents the differential nonlinearity (DNL) plot of the emitter current measured from the proposed RIIC. The DNL values lie between ± 0.6 least significant bit (LSB), which verifies the 10-bit accuracy and monotonicity. The integral nonlinearity of the emitter current is of no significance and thus not presented here, because the exponential nature of the Planck function inherently yields a highly nonlinear relationship between IR radiance and emitter current [11] .
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Conclusion
This work identified the issues of emitter-current non-uniformity and non-monotonicity inherent in the conventional RIIC and presented an RIIC adopting a new unit-pixel design to overcome those issues. The proposed current-programmed unit pixel receives scene-data currents and converts them into voltages that account for ground-line voltage drops for improved spatial uniformity of the emitter current. In order to prevent non-monotonic fluctuations in the emitter current, the unit pixel was designed such that each sampling capacitor and switch repeats its operation every frame, which circumvents the requirement for component matching. The comparative experimental results clearly demonstrated that the proposed RIIC provides significant improvements in emitter-current uniformity and monotonicity, proving the RIIC's potential for applications in high-temperature and high-speed IRSPs.
